RLC circuit discharge simulation

[ahmedelshfie]

This applet created By prof Hwang
Modified by Ahmed
Original project:RLC circuit discharge simulation

Embed a running copy of this simulation
<applet code='users.br.ahmed.users_ntnu_fkh_RLCdiode_pkg.users_ntnu_fkh_RLCdiodeApplet.class' archive='http://www.phy.ntnu.edu.tw/ntnujava/ejsuser/37048/ejs_users_ntnu_fkh_RLCdiode.jar' name='users_ntnu_fkh_RLCdiode5880' id='users_ntnu_fkh_RLCdiode5880' width='800' height='483' mayscript=true><param name='draggable' value='true'></applet>
Embed a running copy link(show simulation in a popuped window)
<a href='http://www.phy.ntnu.edu.tw/ntnujava/msg.php?smfejs=5880' target='smfejs'>Run simulation</a>

Full screen applet or Problem viewing java?Add http://www.phy.ntnu.edu.tw/ to exception site list
Press the Alt key and the left mouse button to drag the applet off the browser and onto the desktop. This work is licensed under a Creative Commons Attribution 2.5 Taiwan License

• Please feel free to post your ideas about how to use the simulation for better teaching and learning.
• Post questions to be asked to help students to think, to explore.
• Upload worksheets as attached files to share with more users.

Let's work together. We can help more users understand physics conceptually and enjoy the fun of learning physics!

[ahmedelshfie]

The formulas on this page are associated with a series RLC circuit discharge since this is the primary model for most high voltage and pulsed power discharge circuits.
Each of the following waveform plots can be clicked on to open up the full size graph in a separate window.
The circuit schematic for the underdamped case is shown below. In this specific model, the resistance is an order of magnitude (10X) less than the value required for a critically damped circuit.
The results of the circuit model are shown below. V(1) is the voltage on the 1 mF capacitor as it discharges in an oscillatory mode. V(3) is the voltage on the load resistor, in this case a 0.2 ohm value. The circuit current is graphed in the second, lower plot and reaches its peak value very nearly at t=p/2w0.
The results of the circuit model are shown below. V(1) is the voltage on the 1 mF capacitor as it discharges in a simple RC decay mode. V(3) is the voltage on the load resistor, in this case a 20 ohm value. In this case, once the switch closes and the voltage on the load resistor rises to match the capacitor voltage, both waveforms then essentially overlap and decay at the same rate since the voltage across the inductor is minimal. The circuit current is graphed in the second, lower plot.
The results of the circuit model are shown below. V(1) is the voltage on the 1 mF capacitor as it discharges towards zero with no overshoot. V(3) is the voltage on the load resistor, in this case a 20 ohm value. One can see that the resistor voltage also does not overshoot. The circuit current is graphed in the second, lower plot and reaches its peak value at t=2L/R.This circuit is often desirable (if possible) with high voltage, energy storage capacitors since voltage reversals can frequently decrease the lifetime of the capacitor.


This data from: http://www.nessengr.com/techdata/rlc/rlc.html
 

[ahmedelshfie]

Lab 10: RC, RL, and RLC Circuits
Reference Pdf find on http://www-personal.umd.umich.edu/~devlin/phys151/Lab_M151-10.PDF